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Effects of Wet Oxidation/Anneal on
Interface Properties of Thermally Oxidized
SiO /SiC MOS System and MOSFET’s
Hiroshi Yano, Fumito Katafuchi, Tsunenobu Kimoto, and Hiroyuki Matsunami, Member, IEEE
Abstract— Effects of wet atmosphere during oxidation and
anneal on thermally oxidized p-type and n-type MOS interface
properties were systematically investigated for both 4H- and 6H-
SiC. Deep interface states and fixed oxide charges were mainly
discussed. The wet atmosphere was effective to reduce a negative
flatband shift caused by deep donor-type interface states in
p-type SiC MOS capacitors. Negative fixed charges, however,
appeared near the interface during wet reoxidation anneal. In n-
type SiC MOS capacitors, the flatband shift indicated a positive
value when using wet atmosphere. The relation between interface
properties and characteristics of n-channel planar 6H-SiC metal-
oxide-semiconductor field effect transistors (MOSFET’s) was
also investigated. There was little relation between the interface
properties of p-type MOS capacitors and the channel mobility
of MOSFET’s. The threshold voltage of MOSFET’s processed
by wet reoxidation anneal was higher than that of without
reoxidation anneal. A clear relation between the threshold voltage
and the channel mobility was observed in MOSFET’s fabricated
on the same substrate.
Index Terms—Deep interface states, fixed oxide charges, inter-
face, MOS, MOSFET’s, reoxidation anneal, silicon carbide, wet
oxidation.
I. INTRODUCTION
SILICON CARBIDE (SiC) is a promising semiconductorfor high-power, high-temperature, and high-frequency de-
vices because of its superior properties such as wide bandgap,
high breakdown field, high saturation electron drift velocity,
and high thermal conductivity. For the aspect of device pro-
cesses, SiC has an advantage of both n- and p-type conduction
in a wide range by either in situ doping [1], [2] or selective ion
implantation [3], [4]. One of the most important advantages of
SiC over other wide bandgap semiconductors is that SiC can
be thermally oxidized to form high-quality SiO like Si :metal-
oxide-semiconductor field effect transistors (MOSFET’s) can
be made on SiC.
Nowadays, SiC MOSFET’s have been intensively inves-
tigated by many groups [5]–[8]. However, their excellent
characteristics expected from SiC properties have not been
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achieved yet, mainly due to inferior SiO /SiC interface prop-
erties. While rather good characteristics are obtained on the
SiO /n-SiC interface [9], [10], the SiO /p-SiC interface has
a large amount of fixed charges and large interface state
density [11], [12]. In recent years, wet oxidation [13] or wet
reoxidation anneal [14] at low temperatures was reported to
reduce the interface state density of p-type MOS capacitors.
They did little discuss, however, on the effects of oxidation
or anneal ambient on deep states and fixed charges near the
interface. In addition, there have been few reports on the
effects of oxidation or anneal ambient on SiO /n-SiC interface
properties.
In this paper, we report systematic investigation on the
effects of wet oxidation and reoxidation anneal in wet O at
low temperatures on the interface properties (deep interface
states and fixed charges) of SiO /p-SiC and SiO /n-SiC, for
both 4H and 6H polytypes. We also investigated on the
relation between the interface properties and characteristics
of n-channel planar 6H-SiC MOSFET’s.
II. EXPERIMENTS
MOS capacitors were fabricated on homo-epilayers grown
on a (0001) Si-face of both 4H- and 6H-SiC. B-doped p-
epilayers and N-doped n-epilayers were grown on highly
doped p-type and n-type substrates, respectively. The epilayer
thickness was 4 m. The impurity concentrations of epilayers
evaluated from Schottky characteristics were 2 10 cm
for p-type and 2 10 cm for n-type. In this experiment,
B-doped epilayers were used for p-type samples because the
controllability of low doping level for B-doped epilayers is
better than Al-doped epilayers in our CVD system. However,
there is no essential difference in SiO /SiC interface properties
between B-doped and Al-doped samples according to previous
reports [15], [16].
Before thermal oxidation, the samples were cleaned by RCA
cleaning followed by 0.5% HF dip. Thermal oxidation was
carried out at 1150 C in dry O for 3 h or in wet O (bubbling
O through deionized water at 95 C) for 2 h followed by
post-oxidation anneal at 1150 C in Ar for 30 min. The oxide
thicknesses determined from accumulation in high-frequency
capacitance–voltage ( – ) curve were 350–400 A˚ for dry
oxidation and 300–350 A˚ for wet oxidation. For some samples,
reoxidation anneal [14] was carried out at 950 C for 3 h in
wet O after Ar anneal, and in cooling off in Ar ambient, the
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ramp rate was 3 C/min. The samples were pulled out at room
temperature. As a gate electrode, Al was evaporated through
a metal mask to form circular (300, 500 m in diameter)
patterns. After forming the gate electrode, post-metallization
anneal (PMA) was performed in a forming gas (N :H 9 : 1)
at 400 C for 30 min.
N-channel planar MOSFET’s were fabricated on p-type 6H-
SiC epilayers using a non self-aligned process. The source and
drain regions were formed using multiple N ion implanta-
tions with a total dose of 5 10 cm . Post-implantation
anneal was carried out at 1500 C for 30 min in Ar. The gate
oxidation was carried out in the same manner as the fabrication
of MOS capacitors above mentioned. The channel length ( )
was either 10 or 30 m, and the channel width ( ) was
200 m. Ohmic contacts for source and drain regions were Al
without an alloy process. After forming the Al gate electrode,
PMA was performed.
The SiO /SiC interface properties were characterized by
high-frequency – measurements of MOS capacitors at
room temperature under the dark condition and after light
illumination at deep depletion. The high-frequency – char-
acteristics were measured with a probing frequency of 100
kHz and a bias sweep rate of 0.1 V/s. The total deep interface
states and fixed charges were estimated from a ledge feature
caused by deep interface states and a flatband voltage shift.
The SiO /SiC interface properties were also characterized
by MOSFET parameters such as the channel mobility and
threshold voltage at room temperature.
III. RESULTS AND DISCUSSION
A. SiO /p-SiC Interface Properties
Fig. 1 shows typical high-frequency – curves under the
dark condition for p-type 4H-SiC MOS capacitors fabricated
by different oxidation processes. The measured curves show
deep depletion because of the extremely low intrinsic carrier
concentration due to the wide bandgap. Although a large neg-
ative flatband shift ( ) was observed for the dry oxidation
samples, wet oxidation can reduce . Furthermore, the wet
reoxidation anneal can reduce to less than 1.0 V. The
reoxidation anneal was also useful even after dry oxidation
to reduce to the same value as after wet oxidation.
This indicates that the interface properties of MOS capacitors
processed by wet reoxidation anneal at a low temperature do
not depend on the oxidation gas.
The large negative in p-type MOS capacitors is mainly
caused by holes trapped at deep donor-type interface states,
and not by fixed charges [17]. If negative fixed charges
exist near the interface, however, the flatband shift can be
reduced. Deep interface states and fixed charges were tried to
be separated for MOS capacitors processed by wet oxidation
and wet reoxidation anneal as well as a dry-oxidized MOS
capacitor using high-frequency – characteristics after light
illumination.
Fig. 2 shows a high-frequency – curve for a dry-
oxidized p-type 4H-SiC MOS capacitor measured after light
illumination at deep depletion. A tungsten lamp with a power
Fig. 1. High-frequency C–V curves of p-type 4H-SiC MOS capacitors
measured under the dark condition. The dotted line denotes a theoretical
curve for deep depletion.
Fig. 2. High-frequency C–V curve of dry-oxidized p-type 4H-SiC MOS
capacitor measured after light illumination at deep depletion.
of 120 W was used as the light source for illumination.
The MOS capacitor was illuminated for more than 1 min
to form an inversion layer at a bias of 10 V. After the
illumination was turned off, the bias was swept in the sequence
of A B C D E F. When the inversion layer is formed
by the illumination, the deep interface states capturing holes
start to capture electrons and change the charge state to neutral,
since the deep interface states are donor-type. At point C, the
– curve shows a so-called “interface state ledge” [18]
that appears when the deep states exist at the interface. At
point D, holes accumulate near the interface and all deep
interface states capture these holes. Once holes are captured
at the deep interface states, they can not be thermally emitted
to the valence band at room temperature. So, in the region
of D E F, the charge state of the deep interface states is
positive. The voltage shift between the region of B C and
that of E F is caused by the difference of the charge states
of the deep interface states. From this voltage shift ( ),
the total deep interface state density per unit area ( ) is
obtained by
(1)
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Fig. 3. High-frequency C–V curve of wet-oxidized p-type 4H-SiC MOS
capacitor measured after light illumination.
Here, is the capacitance of the gate oxide and the
electronic charge. Fig. 2 indicates a of 13.5 V, and
the total deep interface state density is estimated to
be 6.0 10 cm by (1). The flatband shift from the the-
oretical curve is caused by both holes trapped at the deep
interface states and fixed charges. The subtraction of
from gives the voltage shift caused by only the fixed
charges. Then the fixed charge density is given by
(2)
In this dry-oxidized sample, the flatband shift was
16.0 V. From these results, the fixed charge density was
estimated to be 1.1 10 cm by (2). may include not
only fixed charges but also other charges such as mobile ions
and charged border traps besides deep interface states.
The small of a wet-oxidized MOS capacitor in Fig. 1
could be realized by increase of negative fixed charges. Fig. 3
shows a high-frequency – curve of a wet-oxidized p-type
4H-SiC MOS capacitor. The point C indicating an “interface
state ledge” is located near the negative side of the theoretical
curve. If negative fixed charges exist near the interface, the
ledge can be located at the positive side of the theoretical
curve. Therefore, the increase of negative fixed charges was
negligible or a few during the wet oxidation compared with a
large reduction of . In this sample, of 4.2 V and
of 3.2 V lead to of 1.9 10 cm and the
significant reduction of contributes to the decrease of the
large negative , while the small reduction of observed
in the wet-oxidized sample compared with the dry-oxidized
sample also contributes. The variation of fixed charges among
samples might be caused by impurity contamination during
Al evaporation. The same measurements were performed for
p-type 6H-SiC using both dry- and wet-oxidized samples, and
the results were similar to those of 4H-SiC.
Fig. 4 shows high-frequency – curves after light illumi-
nation for p-type MOS capacitors processed by wet oxidation
with wet reoxidation anneal. The results for the sample pro-
cessed by dry oxidation with wet reoxidation anneal were
similar. A ledge (point C) was observed for 4H-SiC as in
Fig. 4(a), which is located at the positive bias compared with
the theoretical curve. This results indicate the appearance
TABLE I
INTERFACE PROPERTIES OF SiO2/p-SiC WITH DIFFERENT OXIDATION
AND ANNEAL AMBIENT. EFFECTIVE FIXED CHARGES (Qe ) WERE
CALCULATED FROM THE FLATBAND VOLTAGE SHIFT (Vfb).
(a) p-4H MOS
(b) p-6H MOS
of negative charges near/at the interface by wet reoxidation
anneal. From the flatband shift and the hysteresis of the ledge
feature, the negative fixed charges and total deep state density
were estimated to be 1.4 10 cm and 2.0 10 cm ,
respectively. Deep acceptor-type interface states appear, and
in this case, negative fixed charges are caused by both “real”
negative fixed charges and electrons captured at the deep
acceptor-type interface states. Thus, the small flatband shift in
wet reoxidation annealed 4H-SiC is considered to be caused
by cancel out of both positive charges by trapped holes and
the negative charges, though it is difficult to separate these
two effects.
For wet reoxidation annealed p-type 6H-SiC, the ledge
feature is not clear compared with 4H-SiC as in Fig. 4(a),
but, it is actually observed at a bias of 1 V as in Fig. 4(b).
So, there might exist negative charges near/at the interface of
p-type 6H-SiC.
The interface properties of p-type MOS capacitors for 4H-
and 6H-SiC fabricated by dry/wet oxidation and with/without
wet reoxidation anneal at a low temperature are summarized in
Table I. As mentioned above, the wet oxidation is effective to
improve the interface properties of p-type MOS capacitors.
The improvement of interface properties by wet oxidation
may be attributed to the elimination of unwanted carbon
compounds. Thus, the investigation of carbon at the interface
is necessary to clarify the effect of wet oxidation. Another
effect of wet oxidation might be the passivation of dangling
bonds at the interface by hydrogen. The wet reoxidation anneal
at a low temperature (950 C) can reduce the flatband shift.
However, negative fixed charges appear in the oxide near the
interface. The origin of negative fixed charges might be OH ,
which can not diffuse out from the interface at 950 C, but it
is not fully understood yet.
B. SiO /n-SiC Interface Properties
Fig. 5 shows typical high-frequency – curves of n-type
4H-SiC MOS capacitors under the dark condition. The wet-
oxidized sample has more positive flatband shift than the
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(a) (b)
Fig. 4. High-frequency C–V curve of wet reoxidation annealed p-type MOS capacitors measured after light illumination: (a) 4H-SiC MOS and
(b) 6H-SiC MOS.
Fig. 5. High-frequency C–V curves of n-type 4H-SiC MOS capacitors
under the dark condition.
Fig. 6. High-frequency C–V curve of dry-oxidized n-type 4H-SiC MOS
capacitor after light illumination.
dry-oxidized sample. Still more, the flatband shift of the wet
reoxidation annealed sample is more positive than that of
samples without wet reoxidation anneal. When wet reoxidation
anneal is done, the flatband shift takes almost the same value
regardless of the oxidation ambient. The tendency is similar
to that of p-type MOS capacitors.
Figs. 6 and 7 show high-frequency – curves after light
illumination for n-type 4H-SiC MOS capacitors processed by
dry and wet oxidation, respectively. For the dry-oxidized n-
type sample, the ledge feature can not be seen as in Fig. 6,
which means that there are few deep states at the SiO /n-SiC
interface. So, the flatband shift to the negative side for the
dry-oxidized sample is mainly caused by real positive fixed
charges. For the wet-oxidized n-type sample, on the other
hand, the ledge feature can be seen at a bias of about 4
V as in Fig. 7, which means that deep acceptor-type interface
states are formed by wet oxidation. It is difficult, however,
to evaluate the deep interface states quantitatively because of
dull ledge shape. Thus, only the flatband shift and effective
fixed charges of both 4H- and 6H-SiC n-type MOS capacitors
are given in Table II. These deep acceptor-type interface states
capture electrons, and then, the charge state becomes negative.
They may become one of the causes of the small positive
flatband shift as in Fig. 5. Another cause of the positive
flatband shift is negative fixed charges. For wet-oxidized p-
type MOS capacitors, the reduction of positive fixed charges
of mid-10 cm was obtained as in Fig. 3. If this reduction
is caused by the increase of negative fixed charges, it is
possible to increase negative fixed charges in n-type MOS
capacitors by wet oxidation. Similar measurements were done
for wet reoxidation annealed n-type samples, and the ledge
feature could also be seen (not shown). Thus, the positive
flatband shift shown in Fig. 5 is caused by both deep acceptor-
type interface states and negative fixed charges. The same
measurements were performed for n-type 6H-SiC processed
by dry/wet oxidation and with/without wet reoxidation anneal,
and the results were similar to those of 4H-SiC.
C. Relation Between Interface Properties and
Characteristics of n-channel 6H-SiC MOSFET’s
To investigate the relation between interface properties
and characteristics of MOSFET’s, 6H-SiC MOSFET’s were
fabricated using dry/wet oxidation and with/without wet reoxi-
dation anneal. After all processes for fabrication of MOSFET’s
were done, the interface properties of MOS capacitors on
the same chip of MOSFET’s were confirmed to be the same
as mentioned in Section III-A. The bias of both source and
substrate was zero in the measurement of current–voltage
characteristics.
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Fig. 7. High-frequency C–V curve of wet-oxidized n-type 4H-SiC MOS
capacitor after light illumination.
TABLE II
FLATBAND VOLTAGE SHIFT (Vfb) AND EFFECTIVE FIXED CHARGES (Qe ) OF
n-TYPE MOS CAPACITORS WITH DIFFERENT OXIDATION AND ANNEAL AMBIENT
(a) n-4H MOS (b) n-6H MOS
Fig. 8. Typical ID–VD characteristics of n-channel 6H-SiC MOSFET’s
using wet oxidation.
Typical drain current ( )-voltage ( ) characteristics of
6H-SiC MOSFET’s for different gate voltage ( )’s are
shown in Fig. 8, which have good saturation and enhancement-
mode characteristics. Other MOSFET’s also showed good
characteristics similar to Fig. 8. The channel mobility ( )
was determined from the linear region at low drain voltage
in Fig. 8. Fig. 9 shows the channel mobility as a function of
( ), where is the threshold voltage. A maximum
of 53.0 cm /Vs was obtained for dry-oxidized and wet
reoxidation annealed 6H-SiC MOSFET’s, which is the best
data at present in our experiments.
Fig. 10 shows typical – characteristics of MOS-
FET’s in the saturation region of 10 V. Threshold
voltage was determined by extrapolating the curve to zero
Fig. 9. Channel mobility as the function of (VG   VT ). The maximum
channel mobility of 53.0 cm2/Vs is obtained for dry-oxidized and wet
reoxidation annealed 6H-SiC MOSFET’s.
Fig. 10. Typical I1=2D –VG characteristics of n-channel 6H-SiC MOSFET’s.
drain current, as illustrated in Fig. 10.
In the case of the existence of fixed oxide charges, the
threshold voltage is given by
(3)
Here, is the theoretical threshold voltage, and
the net fixed charge density, which means the sum
of both positive and negative fixed charges. The MOSFET
parameters such as and as well as for various
interface properties are summarized in Table III: average of
some (15–20) samples arbitrarily selected from one chip.
From Table III, the followings are notified. First, the large
negative flatband shift in MOS capacitors mainly caused by
deep donor-type interface states has no relation with the
threshold voltage of MOSFET’s, because deep donor-type
interface states can capture electrons in the inversion layer
to be neutral. Second, deep donor-type interface states do not
affect the channel mobility, which can be explained in the
same reason above mentioned. Third, the threshold voltage
of wet reoxidation annealed MOSFET’s was higher than that
of without reoxidation anneal. This indicates that negative
charges appear near the interface by wet reoxidation anneal,
that are the same results of the appearance of negative charges
in MOS capacitors described in Section III-A.
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Fig. 11. Relation between channel mobility and threshold voltage on MOS-
FET’s fabricated on the same substrate.
TABLE III
AVERAGE VALUES OF c, VT , AND Qnfc FOR 6H-SiC
MOSFET’s PROCESSED BY VARIOUS OXIDATION CONDITIONS
Then, what does affect the channel mobility of SiC MOS-
FET’s? It seems that one of the hints to answer this question
is in Fig. 11. The MOSFET’s fabricated on the same substrate
have the tendency that the channel mobility becomes high if
the measured threshold voltage becomes close to the theoret-
ical value. In other words, it can be said that net negative
charges near/at the interface cause to suppress the channel
mobility of SiC MOSFET’s, in spite of the difference in
oxidation/anneal conditions in Fig. 11. The channel mobility
is expected to be improved further, if wet reoxidation anneal
condition is optimized and net negative charges near/at the
interface can be reduced. Thus, the optimization of wet re-
oxidation anneal condition is necessary to achieve a higher
channel mobility. Other causes such as shallow interface states
near the conduction band edge, roughness at the interface and
crystallinity of epilayers might be considered.
IV. CONCLUSIONS
The effects of wet oxidation/anneal on the interface proper-
ties of p-type and n-type MOS capacitors were systematically
investigated for both 4H- and 6H-SiC. For the p-type MOS
capacitors, wet oxidation was effective to reduce the deep
donor-type interface states resulting in more small negative
flatband shift than dry oxidation. The flatband shift of less than
1 V was obtained using wet reoxidation anneal. The negative
fixed charges, however, appeared near the interface. For n-type
MOS capacitors, there were few deep interface states on dry-
oxidized samples. The flatband shift of wet-oxidized n-type
samples indicated positive due to the appearance of deep
acceptor-type interface states and negative fixed charges, and
these effects were emphasized by wet reoxidation anneal.
The relation between the interface properties and charac-
teristics of n-channel planar 6H-SiC MOSFET’s were also
investigated. The large negative flatband shift caused by deep
donor-type interface states has no relation with the threshold
voltage and the channel mobility of MOSFET’s. On the con-
trary, there was a clear relation between the threshold voltage
and the channel mobility in MOSFET’s fabricated on the same
substrate. The threshold voltage of wet reoxidation annealed
MOSFET’s was higher than that of without reoxidation anneal
due to the negative fixed charges near the interface.
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